

DUAL PATH ANALOG-TO-DIGITAL CONVERSION METHOD AND SYSTEM

5

BACKGROUND

An important function in modern signal processing is that of converting an analog signal into a digital representation. This function is accomplished by sampling the analog signal at periodic intervals and then quantizing the value of the time sampled analog
10 signal into discrete values. A more accurate digital representation is obtained by taking more samples over a given amount of time, which implies a faster sampling rate or sampling frequency f_s .

Any signal having a frequency component f_c that is greater than half the sampling frequency will be corrupted during the sampling process. The distortion of signals having
15 frequency components f_c greater than half the sampling frequency (i.e., at $f_s/2$) is called aliasing. Aliasing is an inherent sampling phenomenon and results in frequency components above half the sampling frequency being converted into frequency components below half the sampling frequency according to the equation $f_A = (f_s - f_c)$. Aliasing does not change frequency components less than half the sampling frequency.
20 Aliasing is typically reduced by filtering out frequencies at and above half the sampling frequency ($f_s/2$) before sampling. This avoids corrupting low frequency content with aliased high frequency content at the expense of losing the high frequency information.

Fundamental analog issues such as settling time present another problem in the digitization of an analog signal. For any given digitization system, the accuracy
25 requirement placed on the design limits the maximum sampling rate and thus the non-aliasing bandwidth of the system. Different digitization technologies will exhibit different accuracy vs. sampling rate curves, but an inverse relationship always exists between accuracy and sampling rate. If greater accuracy is desired, the design will be limited to a smaller bandwidth. In other words, a faster digitization system (greater
30 bandwidth) will be limited to less accuracy than will be a slower digitization system (less

bandwidth) for a given conversion technology.

In the common measurement application of signal power estimation, the measurement bandwidth of the analog-to-digital converter (ADC) places a limit on the over-all system bandwidth. In this application a need typically exists for higher accuracy at lower frequencies. For power estimation, there are two typical approaches for measuring signals that exceed the raw system ADC bandwidth. The first solution uses some type of analog RMS converter such as a log-antilog IC or a thermal transducer to convert the input signal into a low bandwidth signal whose value is proportional to the input signal power. This system can be expensive, is limited by the converter accuracy, and cannot measure signal characteristics such as maximum or minimum. The second method requires the input to be periodic and uses a track-and-hold circuit with a synchronous triggering system and a high accuracy analog-to-digital converter to sub-sample the input signal. While this solution can be very accurate, it is strictly limited to periodic inputs and is both costly and complex.

For general digitizing applications wherein the system analog-to-digital converter cannot simultaneously meet the necessary bandwidth and accuracy, there are also two common techniques in use. The first solution uses two analog-to-digital converters. The sampled signal stream of either one or the other is used depending on the system configuration. This solution can be expensive and forces an explicit mode change that generally introduces a discontinuity in the trade-off between reading rate and accuracy. The second solution uses a sub-sampling system similar to that used in power estimation and suffers from the same set of drawbacks.

SUMMARY

In representative embodiments, a dual path analog-to-digital conversion method and system is described. The system includes a first and second circuits. The first and second circuits each convert an input analog signal into digital signals at differing sample rates. The circuit having the slower sampling rate aliases frequency components of the input analog signal that are higher than twice that sampling rate. Frequency components that are aliased in the slower sampling circuit are replicated from the faster sampling circuit at the appropriate amplitude, intentionally folded into the aliased frequency via a down-sampling operation, and subtracted from the output of the slower sampling circuit. The outputs of both sampling circuits are then merged.

The overall sampling rate of a given low-frequency analog-to-digital system can be increased without reducing the low frequency accuracy. In representative embodiments, a second, faster analog-to-digital converter is added to a first, slower converter. The faster converter has a lower accuracy than that of the slower converter but has a higher sampling rate. The two sample data streams are then merged. The resulting dual path analog-to-digital converter has an increased sampling rate but the same low frequency accuracy as the slower analog-to-digital converter.

Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings provide visual representations that will be used to more fully describe the invention and can be used by those skilled in the art to better understand it and its inherent advantages. In these drawings, like reference numerals
5 identify corresponding elements.

Figure 1 is a drawing of a signal processing system as described in various representative embodiments consistent with the teachings of the invention.

Figure 2A is a plot of signal amplitude vs. frequency at the system input of Figure
10 1.

Figure 2B is a plot of signal amplitude vs. frequency at first connection path of Figure 1.

Figure 2C is a plot of signal amplitude vs. frequency at second connection path of Figure 1.

Figure 2D is a plot of signal amplitude vs. frequency at third connection path of
15 Figure 1.

Figure 2E is a plot of signal amplitude vs. frequency at fourth connection path of Figure 1.

Figure 2F is a plot of signal amplitude vs. frequency at fifth connection path of
20 Figure 1.

Figure 2G is a plot of signal amplitude vs. frequency at sixth connection path of Figure 1.

Figure 3 is a drawing of another signal processing system as described in various representative embodiments consistent with the teachings of the invention.

Figure 4 is a drawing of yet another signal processing system as described in
25 various representative embodiments consistent with the teachings of the invention.

Figure 5 is a drawing of still another signal processing system as described in various representative embodiments consistent with the teachings of the invention.

Figure 6 is a drawing of even another signal processing system as described in
30 various representative embodiments consistent with the teachings of the invention.

Figure 7A is a plot of signal amplitude vs. frequency at a point in Figure 5.

Figure 7B is a plot of signal amplitude vs. frequency at another point in Figure

5.

Figure 7C is a plot of signal amplitude vs. frequency at yet another point in Figure

5

5.

Figure 7D is a plot of signal amplitude vs. frequency at still another point in

Figure 5.

Figure 7E is a plot of signal amplitude vs. frequency at even another point in

Figure 5.

10

Figure 7F is a plot of signal amplitude vs. frequency at even yet another point in

Figure 5.

Figure 7G is a plot of signal amplitude vs. frequency at even still another point

in Figure 5.

Figure 7H is a plot of signal amplitude vs. frequency at but even another point in

15

Figure 5.

Figure 7I is a plot of signal amplitude vs. frequency at but even yet another point

in Figure 5.

Figure 7J is a plot of signal amplitude vs. frequency at but even still another point

in Figure 5.

20

Figure 8 is a flow chart of a signal processing method as described in various representative embodiments consistent with the teachings of the invention.

DETAILED DESCRIPTION

As shown in the drawings for purposes of illustration, representative embodiments disclosed herein relate to novel techniques for increasing the bandwidth of an analog-to-digital system while maintaining a given level of accuracy at the lower frequencies. These techniques find application in the following two types of measurements: (1) signal power estimation and (2) waveform digitization. In many implementations of such measurement systems, the measurement bandwidth of the analog-to-digital converter limits the total system bandwidth. There is often a need to increase the measurement bandwidth without reducing low frequency measurement accuracy.

In the following detailed description and in the several figures of the drawings, like elements are identified with like reference numerals.

As will be shown in the following, the overall sampling rate of a given low-frequency analog-to-digital system can be increased without reducing the low frequency accuracy. In representative embodiments, a second, faster analog-to-digital converter is added to a first, slower converter. The faster converter has a lower accuracy than that of the slower converter but has a higher sampling rate. The two sample data streams are then merged. The resulting dual path analog-to-digital converter has an increased overall sampling rate but the same low frequency accuracy as the slower analog-to-digital converter.

Implementations of embodiments described herein can solve a number of measurement problems that require higher accuracy at lower frequencies. In power measurement and digitizing problems, the dual path analog-to-digital conversion techniques described herein can directly and continuously measure the input signal. The dual path system can be less expensive, less complex, and contain fewer inherent limitations than previous systems.

Figure 1 is a drawing of a signal processing system **100** as described in various representative embodiments consistent with the teachings of the invention. In figure 1, the system **100** comprises a fast digitizing circuit **10**, also referred to herein as a fast

circuit 10 and as a first circuit 10, a slow digitizing circuit 20, also referred to herein as a slow circuit 20 and as a second circuit 20, a subtraction circuit 30, also referred to herein as a subtracter 30, a high-pass filter and alias signal replication circuit 40, also referred to herein as an anti-aliasing circuit 40, and a merge circuit 50.

5 An input to the fast digitizing circuit 10 is connected to an input to the slow digitizing circuit 20 at system input 1. An output of the fast digitizing circuit 10 is connected to an input to the high-pass filter and alias signal replication circuit 40 via a first connection path 11. An output of the slow digitizing circuit 20 is connected to an input to the subtraction circuit 30 via a second connection path 21. The anti-aliasing circuit 40 has a first output 46 and a second output 47. The first output 46 is connected to another input of the subtraction circuit 30 via third connection path 31, and the second output 47 is connected to an input of the merge circuit 50 via fourth connection path 41. The output of the subtraction circuit 30 is connected to another input of the merge circuit 50 via fifth connection path 51.

15 An input analog signal 4 is detected by the system at system input 1. First connection path 11 transfers a first digital signal 14 from the output of the fast digitizing circuit 10 to the input of the anti-aliasing circuit 40. Second connection path 21 transfers a second digital signal 24 from the output of the slow digitizing circuit 20 to one of the inputs of the subtraction circuit 30. Third connection path 31 transfers aliased component approximations 34 from the first output 46 of the anti-aliasing circuit 40 to the other input of the subtraction circuit 30. Fourth connection path 41 transfers high-pass filtered first digital signal 44 from the second output 47 of the anti-aliasing circuit 40 to one of the inputs of the merge circuit 50. Fifth connection path 51 transfers de-aliased digital signal 54 from the output of the subtraction circuit 30 to the other input of the merge circuit 50.

25 An analog input signal 4 inputted to both the fast and slow digitizing circuits 10,20 at the system input 1 is converted by both digitizing circuits 10,20 into digital signals. The fast digitizing circuit 10 has a first sampling rate (a fast sampling rate) that is greater than the sampling rate, referred to herein as a second sampling rate (a slow sampling rate), of the slow digitizing circuit 20. The slow digitizing circuit 20 has a better low-frequency accuracy than that of the fast digitizing circuit 10. For illustrative

30

purposes, it is assumed that both the fast and the slow digitizing circuits **10,20** have ideal frequency responses in their respective non-aliasing pass bands. If the input analog signal **4** includes a component, referred to herein as a first component, whose frequency is less than half the first sampling rate and greater than half of the second sampling rate, an
 5 aliased component signal will be generated in the output of the slow digitizing circuit **20** but not in the output of the fast digitizing circuit **10**. In a representative example, both the fast digitizing circuit **10** and the slow digitizing circuit **20** are assumed to be approximately linear and close to unity in system transfer function. The high-pass filter and alias signal replication circuit **40** replicates that aliased component and passes it to
 10 the subtraction circuit **30**. By subtracting the aliased component from the output of the slow digitizing circuit **20**, the output of the subtraction circuit **30** replicates the output of the slow digitizing circuit **20** without the aliased signal resultant from the interaction of the sampling rate of the slow digitizing circuit **20** and the first component. The high-pass filter and alias signal replication circuit **40** further filters out the low-frequency
 15 components from the output of the fast digitizing circuit **10** and passes those onto the merge circuit **50** where these high-frequency components are merged with the low frequency components less the aliasing signals from the slow digitizing circuit **20**.

Idealized representations of signal amplitudes at various points in the system resultant from the input analog signal **4** are shown in Figures 2A-2G. The following
 20 notational conventions will be used herein: (1) f = frequency, (2) f_{FS} = the first sampling rate (the fast sampling rate; the sampling rate of the fast digitizing circuit **10**), (3) f_{SS} = the second sampling rate (the slow sampling rate; the sampling rate of the slow digitizing circuit **20**), (4) f_{IS} = the intermediate sampling frequency which is the output data rate from the merge circuit **50**, (5) f_0 = a frequency passed by both the fast digitizing circuit
 25 **10** and the slow digitizing circuit **20**, (6) f_1 = a frequency passed by the fast digitizing circuit **10** and aliased by the slow digitizing circuit **20**, (7) f_A = the aliased frequency of f_1 in the slow path caused by the slower sampling rate of the slow digitizing circuit **20**, (8) $I(f)$ = the amplitude of the input analog signal **4** at frequency f , (9) $I_0 = I(f_0)$ = the amplitude of the input analog signal at frequency f_0 , and (10) $I_1 = I(f_1)$ = the amplitude of
 30 the input analog signal at frequency f_1 .

Figure 2A is a plot of signal amplitude vs. frequency at the system input 1 of Figure 1. In the example of Figure 2A, the input analog signal 4 comprises a high-frequency component I_1 at frequency f_1 and a low-frequency component I_0 at frequency f_0 . As the relative signal amplitudes shown in Figures 2A-2G are signal level and implementation dependent, these figures are for illustrative purposes only. They may be
5 more readily understood in terms of the implementations of Figures 3 and 4.

Figure 2B is a plot of signal amplitude vs. frequency at first connection path 11 of Figure 1. In the example of Figure 2B, the first digital signal 14 comprises a digitized high-frequency component I_1 at frequency f_1 and a low-frequency component I_0 at
10 frequency f_0 . The sampling rate of the fast digitizing circuit 10 is fast enough to replicate both frequency components of the input analog signal 4.

Figure 2C is a plot of signal amplitude vs. frequency at second connection path 21 of Figure 1. In the example of Figure 2C, the second digital signal 24 comprises a digitized low-frequency component I_0 at frequency f_0 and an aliased signal of the high-frequency component I_1 at frequency f_A . The aliasing of the high-frequency signal component I_1 to frequency f_A is caused by the fact that the sampling rate of the slow digitizing circuit 20 is less than twice the frequency of the high-frequency component I_1 of the input analog signal 4. Note that the high-frequency component I_1 is aliased by the slow digitizing circuit 20 but is not aliased by the fast digitizing circuit 10.
15

Figure 2D is a plot of signal amplitude vs. frequency at third connection path 31 of Figure 1. In the example of Figure 2D, the aliased component approximation 34 comprises a replication of the aliased signal of the high-frequency component I_1 of the input analog signal created by the low sampling rate of the slow digitizing circuit 20 at frequency f_A . A residual term remains at frequency f_0 due to less than ideal low frequency rejection in the high pass filter. The change in amplitude from I_1 of the component at frequency f_A is due to the less than ideal high frequency gain in the high pass filter.
20
25

Figure 2E is a plot of signal amplitude vs. frequency at fourth connection path 41 of Figure 1. In the representative example of Figure 2E, the high-pass filtered first digital signal 44 comprises the high-frequency component I_1 at frequency f_1 of the input analog signal 4 with near unity gain and the low-frequency component I_0 at frequency f_0 of the
30

input analog signal 4 with near zero gain.

Figure 2F is a plot of signal amplitude vs. frequency at fifth connection path 51 of Figure 1. In the representative example of Figure 2F, the de-aliased digital signal 54 comprises the low-frequency component I_0 at frequency f_0 of the input analog signal 4 with near unity gain and the aliased form at frequency f_A of component I_1 of the input analog signal 4 with near zero gain. In effect, Figure 2F is a composite of the signal of Figure 2D subtracted from the signals of Figure 2C.

Figure 2G is a plot of signal amplitude vs. frequency at sixth connection path 61 of Figure 1. The sixth connection path 61 is also referred to herein as the system output 61. In the example of Figure 2G, an output signal 64 comprises a merging of the high-pass filtered first digital signal 44 and de-aliased digital signal 54. In effect, Figure 2G is a composite of the signals of Figure 2E and the signals of Figure 2F. In the representative example, the amplitudes at f_0 , f_A , and f_1 are respectively I_0 with unity gain, I_1 with near zero gain, and I_1 with near unity gain. Thus, the output signal 64 is a digitized version of the input analog signal having been largely compensated for the aliased signal created due to the sampling rate of the slow digitizing circuit 20 with correct amplitude at low frequency and nearly correct amplitude at high frequency.

Figure 3 is a drawing of another signal processing system 100 as described in various representative embodiments consistent with the teachings of the invention. In Figure 3, the high-pass filter and alias signal replication circuit 40 comprises a matched aliasing rejection filter 170, also referred to herein as a first high-pass filter 170, a high-pass aliasing rejection filter 135, also referred to herein as a second high-pass filter 135, and a compressor 140. The inputs of the matched aliasing rejection filter 170 and the high-pass aliasing rejection filter 135 are connected to the input of the high-pass filter and alias signal replication circuit 40. The output of the matched aliasing rejection filter 170 is connected to the second output 47 of the high-pass filter and alias signal replication circuit 40. The output of the high-pass aliasing rejection filter 135 is connected to the input of the compressor 140. The output of the compressor 140 is connected to the first output 46 of the high-pass filter and alias signal replication circuit 40. The pass-band of the first high-pass filter 170 passes frequencies greater than a preselected frequency less

than half the second sampling rate, and the pass-band of the second high-pass filter 135 passes frequencies greater than another preselected frequency less than half the second sampling rate. In some representative implementations, both preselected frequencies are the same.

5 Also in Figure 3, the merge circuit 50 comprises an interpolator 160 and a summation circuit 180. One of the inputs to the summation circuit 180 is connected to the input of the merge circuit 50 which is connected to the second output 47, and the other input to the summation circuit 180 is connected to the output of the interpolator 160. The input of the interpolator 160 is connected to the input of the merge circuit 50
10 which is connected to the output of the subtraction circuit 30. The interpolator 160 is necessary to match data rates as the data rate at the second output 47 is greater than the data rate of the output of the subtraction circuit 30. P_1 is the interpolation factor for the interpolator 160.

 The purpose of the high-pass aliasing rejection filter 135 is to replicate from the
15 output of the fast digitizing circuit 10 the signals of those frequencies causing aliasing in the slow digitizing circuit 20 so that they may eventually be used to compensate for the aliasing in the slow digitizing circuit 20. The compressor 140 folds the frequency component at f_1 from the fast digitizing circuit 10 down to the aliased frequency f_A in the slow digitizing circuit 20 so that it can be subtracted from the aliased signal at the output
20 of the slow digitizing circuit 20. D_s is the decimation factor for the compressor 140. Since the high-pass aliasing rejection filter 135 cannot completely reject all low-frequency content, the amplitudes of the non-aliased signals in the output from subtracter 30 are perturbed. The purpose of the matched aliasing rejection filter 170 is to match the low-frequency amplitude changes present in the output of subtracter 30 due to the high-
25 pass aliasing rejection filter 135. If the matched aliasing rejection filter 170 and the high-pass aliasing rejection filter 135 are identical, the summation in the merge circuit 50 corrects the low-frequency amplitude changes due to the alias replication and subtraction.

 Figure 4 is a drawing of yet another signal processing system 100 as described in various representative embodiments consistent with the teachings of the invention. In
30 Figure 4, the high-pass filter and alias signal replication circuit 40 of Figure 3 has been

modified by removing the high-pass aliasing rejection filter 135. The function of this filter is performed in Figure 4 by the matched aliasing rejection filter 170. As such in Figure 4, the high-pass filter and alias signal replication circuit 40 comprises the matched aliasing rejection filter 170 and the compressor 140. The input of the matched aliasing rejection filter 170 is connected to the input of the high-pass filter and alias signal replication circuit 40. The output of the matched aliasing rejection filter 170 is connected to the second output 47 of the high-pass filter and alias signal replication circuit 40 and to the input of the compressor 140. The output of the compressor 140 is connected to the first output 46 of the high-pass filter and alias signal replication circuit 40.

Also in Figure 4, the merge circuit 50 comprises an interpolator 160 and a summation circuit 180. One of the inputs to the summation circuit 180 is connected to the input of the merge circuit 50 which is connected to the second output 47, and the other input to the summation circuit 180 is connected to the output of the interpolator 160. The input of the interpolator 160 is connected to the input of the merge circuit 50 which is connected to the output of the subtraction circuit 30. Again the interpolator 160 is used to match data rates as the data rate at the second output 47 is greater than the data rate of the output of the subtraction circuit 30. If the matched aliasing rejection filter 170 and the high-pass aliasing rejection filter 135 in Figure 3 are identical, Figure 3 and Figure 4 are functionally equivalent, but Figure 4 is a more efficient implementation.

Figure 5 is a drawing of still another signal processing system 100 as described in various representative embodiments consistent with the teachings of the invention. In Figure 5, the fast digitizing circuit 10 comprises a fast path analog input circuit 105, also referred to herein as a first analog circuit 105, and a fast path analog-to-digital converter 110, also referred to herein as a first analog-to-digital converter 110; the slow digitizing circuit 20 comprises a slow path analog input circuit 115, also referred to herein as a second analog circuit 115, and a slow path analog-to-digital converter 120, also referred to herein as a second analog-to-digital converter 120; the high-pass filter and alias signal replication circuit 40 comprises the matched aliasing rejection filter 170, an input circuitry compensation filter 130, also referred to herein as a compensation filter 130, the high-pass aliasing rejection filter 135, and a compressor 140; and the merge circuit 50

comprises a decimator 175, a summation circuit 180, a flattening filter 155, and the interpolator 160 wherein the interpolator comprises an expander 162 and an interpolation filter 165.

5 The input of the fast path analog input circuit 105 is connected to the input of the fast digitizing circuit 10; the output of the fast path analog input circuit 105 is connected to the input of the fast path analog-to-digital converter 110; and the output of the fast path analog-to-digital converter 110 is connected to the output of the fast digitizing circuit 10.

10 The input of the slow path analog input circuit 115 is connected to the input of the slow digitizing circuit 20; the output of the slow path analog input circuit 115 is connected to the input of the slow path analog-to-digital converter 120; and the output of the slow path analog-to-digital converter 120 is connected to the output of the slow digitizing circuit 20.

15 The inputs of the matched aliasing rejection filter 170 and the input of the input circuitry compensation filter 130 are connected to the input of the high-pass filter and alias signal replication circuit 40. The output of the matched aliasing rejection filter 170 is connected to the second output 47 of the high-pass filter and alias signal replication circuit 40. The output of the input circuitry compensation filter 130 is connected to the input of the high-pass aliasing rejection filter 135. The output of the high-pass aliasing rejection filter 135 is connected to the input of the compressor 140. The output of the compressor 140 is connected to the first output 46 of the high-pass filter and alias signal replication circuit 40.

20 One of the inputs to the summation circuit 180 is connected to the output of the decimator 175, wherein the input to the decimator 175 is connected to one of the inputs to the merge circuit 50, wherein that input to the merge circuit 50 is connected to the second output 47 of the high-pass filter and alias signal replication circuit 40. The other input to the summation circuit 180 is connected to the output of the interpolation filter 165. The input of the interpolation filter 165 is connected to the output of the expander 162. The input of the expander 162 is connected to the output of the flattening filter 155, and the input of the flattening filter 155 is connected to that input of the merge circuit 50 that is connected to the output of the subtraction circuit 30.

In Figure 5, the combination of the decimator **175**, the expander **162**, and the interpolation filter **165** is used to match data rates as the data rate at the second output **47** is greater than the data rate of the output of the subtraction circuit **30**. The matched data rate is referred to herein as the match data rate. The decision to include both the
5 decimator **175** and the interpolator **160** is essentially a design decision.

Fast and slow path analog input circuits **105,115** can provide load buffering for the signal circuitry so that the system input **1** does not load down the circuitry from which the input analog signal is obtained. It can also reduce the detected signal level to an appropriate level for the fast and slow path analog-to-digital converters **110,120**, and it
10 can provide any other signal conditioning that might be needed by the fast and slow path analog-to-digital converters **110,120**.

As indicated in Figure 5, (1) the transfer function of the fast digitizing circuit **10** at frequency f is $H_F(f)$; (2) the transfer function of the slow digitizing circuit **20** at frequency f is $H_S(f)$; (3) the transfer function of the matched aliasing rejection filter **170** at frequency f is $H_{ALS}(f)$; (4) the transfer function of the high-pass aliasing rejection filter
15 **135** at frequency f is $H_{HP}(f)$; (5) the transfer function of the input circuitry compensation filter **130** is $H_{IM}(f)$; (6) the transfer function of the flattening filter **155** is $H_{FLAT}(f)$; and (7) the transfer function of the interpolation filter **165** is $H_I(f)$. D_S is the decimation factor for the compressor **140**; D_I is the decimation factor for the decimator **175**; and P_I is the
20 interpolation factor for the interpolator **160**.

In general in a representative example, the fast digitizing circuit **10** does not significantly filter or distort data at the frequencies of interest. However, the slow digitizing circuit **20** path does distort the data due primarily to its lower bandwidth. Depending upon the particular design, the slow digitizing circuit **20** can have significant
25 roll-off at higher frequencies. In the input circuitry compensation filter **130** and the flattening filter **155**, the respective transfer functions $H_{IM}(f)$ and $H_{FLAT}(f)$ compensate for frequency dependency in $H_S(f)$. The transfer function $H_{IM}(f)$ is an approximation to $H_S(f) / H_F(f)$ over all frequencies of interest. The effect of $H_{IM}(f)$ is to filter the data from the fast digitizing circuit **10** to match the transfer function of the slow digitizing circuit **20**
30 in both amplitude and phase. The input circuitry compensation filter **130** hinders those

frequencies hindered by $H_S(f)$ and enhances those frequencies enhanced by $H_S(f)$. The transfer function $H_{FLAT}(f)$ is an approximation to $1 / H_S(f)$. The effect of $H_{FLAT}(f)$ is to create a flat transfer function for the non-aliased frequencies captured by the slow digitizing circuit 20. The flattening filter 155 hinders those frequencies enhanced by $H_S(f)$ and enhances those frequencies hindered by $H_S(f)$. The shape of the transfer functions $H_{IM}(f)$ and $H_{FLAT}(f)$ are effected digitally, whereas much of the shape of the transfer function $H_S(f)$ is caused by analog circuitry.

The inputs to the summation circuit 180 should be significantly phase aligned as well as amplitude matched for correct merge. Maintaining phase alignment typically requires specific filter design techniques for the digital filters and insertion of delay blocks on some branches in Figure 5. The required delays may be integer or fractional. Connection paths that may require a delay block include the second connection path 21, the connection path between the high-pass aliasing rejection filter 135 and the compressor 140, the connection path before the decimator 175, and the connection path after the interpolation filter 165.

The selection of the match data rate and the interpolation filter 165 significantly determine the amount of computation necessary to obtain the desired output. The match data rate is selected based on the target system output rate that is generally determined by the target bandwidth of the application. The match data rate combined with the slow and fast digitizing rates dictate the decimation factor D_S , the decimation factor D_I , and the interpolation factor P_I . Unless a polyphase implementation is used, the computation required for the combination of the input circuitry compensation filter 130 and the high-pass aliasing rejection filter 135 is inversely proportional to the decimation factor D_S . Unless a polyphase implementation is used, the computation required for the combination of the matched aliasing rejection filter 170 and the low-pass filter implicit in the decimator 175 is inversely proportional to the decimation factor D_I . Unless a polyphase implementation is used, the computation required for the interpolation filter 165 is proportional to the square of the interpolation factor P_I . With a polyphase implementation, the computation required for the interpolation filter 165 is proportional to the interpolation factor P_I . For a given P_I , the order of, and thus the computation

required for, the interpolation filter **165** can be reduced by widening the transition band of $H_I(f)$. This can be accomplished by lowering the start of the pass-band of $H_{HP}(f)$, subject to other design constraints. Application specific requirements, particularly pass-band ripple and stop-band rejection, may also affect the order of the interpolation filter **165**. With adjustments for $H_{HP}(f)$ and application specific requirements, the interpolation filter **165** is referred to as a tuned interpolation filter **165**.

Figure 6 is a drawing of even another signal processing system **100** as described in various representative embodiments consistent with the teachings of the invention. The high-pass filter and alias signal replication circuit **40** of Figure 6 differs from that of Figure 5. In Figure 6, the high-pass filter and alias signal replication circuit **40** comprises the matched aliasing rejection filter **170**, an input circuitry compensation filter **130**, and the compressor **140**.

The input of the matched aliasing rejection filter **170** is connected to the input of the high-pass filter and alias signal replication circuit **40**. The output of the matched aliasing rejection filter **170** is connected to the second output **47** of the high-pass filter and alias signal replication circuit **40** and to the input to the input circuitry compensation filter **130**. The output of the input circuitry compensation filter **130** is connected to the input of the compressor **140**. The output of the compressor **140** is connected to the first output **46** of the high-pass filter and alias signal replication circuit **40**. Note that one fewer filter, the high-pass aliasing rejection filter **135**, is used in this representative embodiment. This savings in components is possible when the transfer function of the high-pass aliasing rejection filter **135** is the same as the transfer function for the matched aliasing rejection filter **170**.

In Figure 6, as in Figure 5, one of the inputs to the summation circuit **180** is connected to the output of the decimator **175**, wherein the input to the decimator **175** is connected to one of the inputs to the merge circuit **50**, wherein that input to the merge circuit **50** is connected to the second output **47** of the high-pass filter and alias signal replication circuit **40**. The other input to the summation circuit **180** is connected to the output of the interpolation filter **165**. The input of the interpolation filter **165** is connected to the output of the expander **162**. The input of the expander **162** is connected

to the output of the flattening filter 155, and the input of the flattening filter 155 is connected to that input of the merge circuit 50 that is connected to the output of the subtraction circuit 30.

Figures 7A-7J show plots of signal amplitudes resulting from an input analog signal at various points in Figure 5. In particular, Figure 7A is a plot of signal amplitude vs. frequency at a point in Figure 5; Figure 7B is a plot of signal amplitude vs. frequency at another point in Figure 5; Figure 7C is a plot of signal amplitude vs. frequency at yet another point in Figure 5; Figure 7D is a plot of signal amplitude vs. frequency at still another point in Figure 5; Figure 7E is a plot of signal amplitude vs. frequency at even another point in Figure 5; Figure 7F is a plot of signal amplitude vs. frequency at even yet another point in Figure 5; Figure 7G is a plot of signal amplitude vs. frequency at even still another point in Figure 5; Figure 7H is a plot of signal amplitude vs. frequency at but even another point in Figure 5; Figure 7I is a plot of signal amplitude vs. frequency at but even yet another point in Figure 5; and Figure 7J is a plot of signal amplitude vs. frequency at but even still another point in Figure 5.

In the following, equations for the transfer functions of the various components of Figure 5 will be used to obtain equations describing the signals resultant from the detection of the input analog signal 4 at the system input 1. The resultant equation for the signal at the system output 61 will be simplified by placing certain constraints on the transfer functions of the components of the system 100. The absolute and relative amplitudes of the signals in Figures 7A-7J are not intended to be precise. They are for illustrative purposes only. As appropriate, each of the Figures 7A-7J will be identified with the particular equation set which can be used to describe it.

Equations describing signal amplitudes at various points within the system 100 are as follows:

- (A) The analog signal at the system input 1 is assumed to comprise two components I_0 and I_1 as previously defined. Thus, signal amplitudes at the three frequencies of interest f_0 , f_A , and f_1 at this point (system input 1; see Figures 5 and 6) are as follows:

$$f_0: I_0 \quad \text{(Equation Set A)}$$

$$f_A: \text{(none)}$$

$$5 \quad f_1: I_1$$

The above equations describe the signals shown in Figure 7A.

10 (B) The transfer function $H_F(f)$ of the fast digitizing circuit 10 slightly modifies the output of the fast digitizing circuit 10 for both the lower and higher frequencies. Thus, signal amplitudes at the three frequencies of interest f_0 , f_A , and f_1 at this point (first connection path 11; see Figures 5 and 6) are as follows:

$$15 \quad f_0: H_F(f_0) * I_0 \quad \text{(Equation Set B)}$$

$$f_A: \text{(none)}$$

$$20 \quad f_1: H_F(f_1) * I_1$$

The above equations describe the signals shown in Figure 7B.

25 (C) The transfer function $H_S(f)$ of the slow digitizing circuit 20 progressively attenuates the output of the slow digitizing circuit 20 at higher frequencies. The sampling operation aliases all frequencies above half the sampling rate to a rate below half the sampling frequency. Thus, signal amplitudes at the three frequencies of interest f_0 , f_A , and f_1 at this point (second connection path 21; see Figures 5 and 6) are as follows:

$$30 \quad f_0: H_S(f_0) * I_0 \quad \text{(Equation Set C)}$$

$$f_A: H_S(f_1)*I_1$$

$$f_1: (\text{none})$$

5

The above equations describe the signals shown in Figure 7C.

- (D) The signal amplitudes at the output of input circuitry compensation filter 130 as shown in Figure 5 are as follows:

10

$$f_0: H_{IM}(f_0)*H_F(f_0)*I_0 \quad (\text{Equation Set D})$$

$$f_A: (\text{none})$$

$$f_1: H_{IM}(f_1)*H_F(f_1)*I_1$$

15

The above equations describe the signals shown in Figure 7D.

- (E) The signal amplitudes at the output of the high-pass aliasing rejection filter 135 as shown in Figure 5 are as follows:

20

$$f_0: H_{HP}(f_0)*H_{IM}(f_0)*H_F(f_0)*I_0 \quad (\text{Equation Set E})$$

$$f_A: (\text{none})$$

25

$$f_1: H_{HP}(f_1)*H_{IM}(f_1)*H_F(f_1)*I_1$$

The above equations describe the signals shown in Figure 7E.

- (F) The signal amplitudes at the output of the compressor 140 (third connection path 31; see Figures 5 and 6) are as follows:

30

$$f_0: H_{HP}(f_0)*H_{IM}(f_0)*H_F(f_0)*I_0 \quad (\text{Equation Set F})$$

$$f_A: H_{HP}(f_1)*H_{IM}(f_1)*H_F(f_1)*I_1$$

$$f_1: \quad (\text{none})$$

The above equations describe the signals shown in Figure 7F.

(G) The signal amplitudes at the output of the subtraction circuit 30 (fifth connection path 51; see Figures 5 and 6) are as follows:

$$f_0: [H_S(f_0) - H_{HP}(f_0)*H_{IM}(f_0)*H_F(f_0)]*I_0 \quad (\text{Equation Set G})$$

$$f_A: [H_S(f_1) - H_{HP}(f_1)*H_{IM}(f_1)*H_F(f_1)]*I_1$$

$$f_1: \quad (\text{none})$$

The above equations describe the signals shown in Figure 7G.

(H) The signal amplitudes at the output of the flattening filter 155 (see Figures 5 and 6) are as follows:

$$f_0: H_{FLAT}(f_0)*[H_S(f_0) - H_{HP}(f_0)*H_{IM}(f_0)*H_F(f_0)]*I_0 \quad (\text{Equation Set H})$$

$$f_A: H_{FLAT}(f_A)*[H_S(f_1) - H_{HP}(f_1)*H_{IM}(f_1)*H_F(f_1)]*I_1$$

$$f_1: \quad (\text{none})$$

The above equations describe the signals shown in Figure 7H.

(I) The signal amplitudes at the output of the matched aliasing rejection filter 170 (see Figures 5 and 6) are as follows:

$$f_0: H_{ALS}(f_0)*H_F(f_0)*I_0 \quad (\text{Equation Set I})$$

$$f_A: (\text{none})$$

$$f_1: H_{ALS}(f_1)*H_F(f_1)*I_1$$

The above equations describe the signals shown in Figure 7I.

In a representative example as described in the following paragraphs, the following equations ignore the effects of the decimator 175, as well as the combination of the expander 162 and the interpolation filter 165.

(J-1) The signal amplitudes at the output of the merge circuit 50 (the output of the summation circuit 180; sixth connection path 61; system output 61; See Figures 5 and 6) are as follows:

$$f_0: H_{FLAT}(f_0)*[H_S(f_0) - H_{HP}(f_0)*H_{IM}(f_0)*H_F(f_0)]*I_0 + H_{ALS}(f_0)*H_F(f_0)*I_0 \quad (\text{Equation Set J-1})$$

$$f_A: H_{FLAT}(f_A)*[H_S(f_A) - H_{HP}(f_A)*H_{IM}(f_A)*H_F(f_A)]*I_1$$

$$f_1: H_{ALS}(f_1)*H_F(f_1)*I_1$$

The above equations describe the signals shown in Figure 7J.

(J-2) The system transfer function is normalized by applying the constraint that $H_F(f) = 1$ for all frequencies of interest. The signal amplitudes at the output of the merge circuit 50 (the output of the summation circuit 180;

sixth connection path 61; system output 61; See Figures 5 and 6) are as follows:

$$f_0: \quad H_{\text{FLAT}}(f_0) * [H_S(f_0) - H_{\text{HP}}(f_0) * H_{\text{IM}}(f_0)] * I_0 + H_{\text{ALS}}(f_0) * I_0$$

(Equation Set J-2)

$$f_A: \quad H_{\text{FLAT}}(f_A) * [H_S(f_1) - H_{\text{HP}}(f_1) * H_{\text{IM}}(f_1)] * I_1$$

$$f_1: \quad H_{\text{ALS}}(f_1) * I_1$$

The above equations describe the signals shown in Figure 7J with the constraint just applied.

(J-3) The constraint is now applied that the transfer functions of the high-pass aliasing rejection filter 135 and the matching aliasing rejection filter 170 at frequency f_1 are approximately equal to 1 (i.e., $H_{\text{HP}}(f_1) \sim 1$ and $H_{\text{ALS}}(f_1) \sim 1$). The signal amplitudes at the output of the merge circuit 50 (the output of the summation circuit 180; sixth connection path 61; system output 61; See Figures 5 and 6) are as follows:

$$f_0: \quad H_{\text{FLAT}}(f_0) * [H_S(f_0) - H_{\text{HP}}(f_0) * H_{\text{IM}}(f_0)] * I_0 + H_{\text{ALS}}(f_0) * I_0$$

(Equation Set J-3)

$$f_A: \quad H_{\text{FLAT}}(f_A) * [H_S(f_1) - \sim H_{\text{IM}}(f_1)] * I_1$$

$$f_1: \quad \sim I_1$$

The above equations describe the signals shown in Figure 7J with the constraint just applied.

(J-4) The constraint is now applied that the transfer function of input circuitry compensation filter 130, $H_{\text{IM}}(f)$, is approximately equal to the transfer

function of the slow digitizing circuit **20**, $H_S(f)$, at frequency f_1 (i.e., $H_{IM}(f_1) \sim H_S(f_1)$). The signal amplitudes at the output of the merge circuit **50** (the output of the summation circuit **180**; sixth connection path **61**; system output **61**; See Figures 5 and 6) are as follows:

5

$$f_0: \quad H_{FLAT}(f_0) * [H_S(f_0) - H_{HP}(f_0) * H_{IM}(f_0)] * I_0 + H_{ALS}(f_0) * I_0$$

(Equation Set J-4)

$$f_A: \quad \sim 0$$

10

$$f_1: \quad \sim I_1$$

The above equations describe the signals shown in Figure 7J with the constraint just applied.

15

(J-5) The constraint is now applied that the transfer function of the high-pass aliasing rejection filter **135** and the matching aliasing rejection filter **170** at frequency f_0 are equal (i.e., $H_{HP}(f_0) = H_{ALS}(f_0)$). The signal amplitudes at the output of the merge circuit **50** (the output of the summation circuit **180**; sixth connection path **61**; system output **61**; See Figures 5 and 6) are as follows:

20

$$f_0: \quad H_{FLAT}(f_0) * [H_S(f_0) - H_{ALS}(f_0) * H_{IM}(f_0)] * I_0 + H_{ALS}(f_0) * I_0$$

(Equation Set J-5)

$$f_A: \quad \sim 0$$

25

$$f_1: \quad \sim I_1$$

The above equations describe the signals shown in Figure 7J with the constraint just applied.

30

(J-6) The constraint is now applied that the transfer function of the slow digitizing circuit 20, $H_S(f)$, at frequency f_0 is approximately equal to that of the inverse of the transfer function of flattening filter 155 (i.e., $H_S(f_0) \sim 1/H_{FLAT}(f_0)$). The signal amplitudes at the output of the merge circuit 50 (the output of the summation circuit 180; sixth connection path 61; system output 61; See Figures 5 and 6) are as follows:

$$f_0: \quad \sim \{1 + H_{ALS}(f_0) * [1 - H_{FLAT}(f_0) * H_{IM}(f_0)]\} * I_0 \quad (\text{Equation Set J-6})$$

$$f_A: \quad \sim 0$$

$$f_I: \quad \sim I_1$$

The above equations describe the signals shown in Figure 7J with the constraint just applied.

(J-7) The constraint is now applied that the transfer function of input circuitry compensation filter 130, $H_{IM}(f)$, is approximately equal to the transfer function of the slow digitizing circuit 20, $H_S(f)$, at frequency f_0 (i.e., $H_{IM}(f_0) \sim H_S(f_0)$). The signal amplitudes at the output of the merge circuit 50 (the output of the summation circuit 180; sixth connection path 61; system output 61; See Figures 5 and 6) are as follows:

$$f_0: \quad \sim \{1 + H_{ALS}(f_0) * [1 - \sim H_{FLAT}(f_0) * H_S(f_0)]\} * I_0 \quad (\text{Equation Set J-7})$$

$$\sim \{1 + H_{ALS}(f_0) * [1 - \sim 1]\} * I_0$$

$$f_A: \quad \sim 0$$

$$f_I: \quad \sim I_1$$

The above equations describe the signals shown in Figure 7J with the constraint just applied.

(J-8) Simplification of the above equations produces the results as follows.

5

$$f_0: \quad \sim I_0 \quad \text{(Equation Set J-8)}$$

$$f_A: \quad \sim 0$$

10

$$f_1: \quad \sim I_1$$

15

The above equations describe the signals shown in Figure 7J and are the signal amplitudes at the output of the merge circuit **50** (the output of the summation circuit **180**; sixth connection path **61**; system output **61**; See Figures 5 and 6).

Note that Equation set J-8 recovers a digitized form of the input analog signal with a precision dependent on the accuracy of the constraints specified above.

20 Figure 8 is a flow chart of a signal processing method **800** as described in various representative embodiments consistent with the teachings of the invention. In block **810**, the input analog signal is obtained. Block **810** then transfers control to block **820**.

In block **820**, the input analog signal is digitized using a first sampling rate. Block **820** then transfers control to block **830**.

25 In block **830**, the input analog signal is digitized using a second sampling rate, wherein the first sampling rate is faster than the second sampling rate. Block **830** then transfers control to block **840**.

In block **840**, the low frequency components of the first sampling rate digitized signal are removed. Block **840** then transfers control to block **850**.

30 In block **850**, the data rate of the low frequency removed components signal is adjusted to that of the digitized second sampling rate signal. Block **850** then transfers

control to block 860.

In block 860, the data rate adjusted signal is subtracted from the digitized second sampling rate signal. Block 860 then transfers control to block 870.

5 In block 870, the signal strength from the result of the subtraction of block 860 is corrected via various combinations of the flattening filter 155 and the interpolator 160. Block 870 then transfers control to block 880.

In block 880, the signal resulting from the subtraction step and the low frequency removed components signal are merged. Block 880 then terminates the process.

10 As is the case in many data-processing products, the system 100 may be implemented as a combination of hardware and software components. Moreover, the functionality require for using the invention may be embodied in a program storage medium to be used in programming an information-processing apparatus (e.g., an electronic instrument or a personal computer) to perform in accordance with the invention. The term "program storage medium" is broadly defined herein to include any
15 kind of computer memory such as, but not limited to, floppy disks, conventional hard disks, DVD's, CD-ROM's, Flash ROM's, nonvolatile ROM, and RAM.

As previously stated, representative embodiments described herein provide techniques for increasing the bandwidth of digital processing systems which convert an analog signal into digital form without reducing the low frequency accuracy of the
20 system. Applications requiring higher accuracy at lower frequencies can be more effectively addressed with present embodiments than with previous techniques. For some power measurement and digitizing problems, a dual path analog-to-digital conversion implementation as described herein can directly and continuously measure the input signal and thus completely replace other solutions. In such cases, the dual path system
25 is less expensive, less complex, and contains fewer inherent limitations.

While the present invention has been described in detail in relation to preferred embodiments thereof, the described embodiments have been presented by way of example and not by way of limitation. It will be understood by those skilled in the art that various changes may be made in the form and details of the described embodiments
30 resulting in equivalent embodiments that remain within the scope of the appended claims.